Introduction
In high-speed Optical Time Division Multiplexed (OTDM) transmission systems, pre-scaled clock recovery (CR) is essential. This may be performed using e.g. opto-electronic phase-locked loops (OPLL) [I] . The highest data rates that a pre-scaled base rate clock has been extracted from so far are achieved with OPLLs (400 GWs) [l] . Recently, OPLLs with balanced photodetection, offering much simpler electronic processing and feedback, have been suggested and experimentally demonstrated [2] [3] . So far, though, a comprehensive theoretical frame of description of this balanced loop has been missing,
In this paper, a mathematical model of a balanced OPLL is described and key parameters are derived.
Particularly the lock-in time, which is required to be very fast for some network applications, is investigated in terms of clock pulse width, loop filter gain and residuals of the balancing DC level. Based on the guidelines from the theoretical evaluations, a very simple experimental demonstration including a single electroabsotption modulator as phase comparator is The phase comparator (P.C.) mixes the optical OTDM data signal (160 Gb/s) with the locally generated optical clock signal at the base rate (10 GHz), producing an error signal. The mixing process corresponds to a mathematical mukiplication with a mixer gain G. In 
First Order Loop
The first order loop does not include the loop filter and therefore the dynamics are easier to understand. We are interested in determining under which conditions the loop locks and !he corresponding lock-in time. In Figure  2 (a) the minimum value of K, needed to obtain the lock, is plotted as a function of Af. K is a product between the gain of the amplifier, A, and the sensitivity of the VCO, 6. For convenience G is set to unity. where R is the responsivity of the photodiode. Equation The value of K is above the required value determined by Figure 2(a) . Also the DC level is subtracted sufficiently, minimizing the influence on the PLL operation. The pertormance of this CR unit is sufficient for a 160 Gbls demultiplexerlreceiver, but by using the proposed model it is expected that the performance can be further improved.
Conclusion
A detailed model of the balanced OPLL has been presented. It was shown how the lock-in time can be minimized by optimising Tk (Ips), carefully compensate the DC level (c45 %), use sufficiently high loop gain (K > 10") and match the time constants of the loop filter (5,h2=2). Furthermore, a successful experimental implementation of the scheme was demonshated. We believe the model to be a powerful tool for designing CR circuits based on the OPLL technique.
